Abstract To increase the universality of the recently introduced voltage differencing inverting buffered amplifier (VDIBA), this letter presents a new voltage-mode (VM) multi-input-single-output (MISO) universal filter. The proposed filter contains only single VDIBA, two capacitors, and one nMOS transistor, operated in triode region, and is used for resonance angular frequency tuning. Since in the structure no resistors are needed the filter can be classified as resistorless. The VM MISO filter compared with other active building block-based counterparts is very simple, it contains only few transistors, and has the smallest size area. Moreover, no component matching is required and it shows low sensitivity performance. The theoretical results are verified by SPICE simulations using TSMC 0.18 µm level-7 SCN018 CMOS process parameters with ±0.9 V supply voltages. In addition, the behavior of the proposed VM filter was also experimentally verified using commercially available integrated circuits OPA660 and AD830.
Introduction
Active filters are widely used as basic building blocks in analog signal processing. They are intended to replace the RLC filters that mainly suffer from the lack of integrability. Such active filter circuits are successfully used in video signal processing, communication systems, computer systems, telephone circuitry, broadcasting systems, control and instrumentation systems, etc. [1] . Recently, several active building block (ABB)-based minimal configuration voltage-mode (VM) multiinput single-output (MISO) universal filter structures have been reported in the literature in which for specific connection both capacitors are used as input terminal [2] - [13] . Unfortunately, the internal structures of ABBs in all of above reported filters suffer from the excessive number of transistors and the complexity of the used ABBs, which results in high silicon area in case of onchip fabrication. This can be also seen from Table 1 , which summarizes the advantages and disadvantages of previously reported VM MISO filters in [2] - [13] based on various relevant criteria. Full nomenclature of referred ABBs is given in Appendix. With the aim to minimize the silicon area on the chip, very recently the new versatile ABB so-called voltage differencing inverting buffered amplifier (VDIBA) has been presented [14] . Its application possibilities have been shown on the design of a resistorless and electronically tunable dual-output VM first-order all-pass filter [14] , four-phase quadrature oscillator, second-order all-pass filter [15] , single ended and differential mode triangle/square wave generators [16] .
In this letter we propose a new VM MISO universal filter using the just mentioned VDIBA as active element. The proposed filter structure is an alternative realization to recently published CMOS-RC VM MISO universal filter [17] and compared with other ABB-based counterparts in the literature [2] - [13] and CMOS-RC [17] , it shows the following advantages:
(i) compared to circuits in [2] , [3] , [5] - [8] , and [10] - [12] it realizes all five standard filter functions i.e. lowpass filter (LP), band-pass (BP), high-pass (HP), band-reject (BR), and all-pass (AP) without the need of additional inverting voltage inputs, which lead to higher complexity of these solutions, (ii) proposed filter is resistorless i.e. no external resistor is needed, a useful feature that cannot be found in [2] , [4] , [6] - [11] , [13] , and [17] , (iii) it employs only few transistors in total, hence the total transistor area is much smaller than [2] - [13] and [17] , (iv) no passive element or ABB parameter matching is required in the design, which is not available in [3] , [6] - [9] , and [11] , (v) suitable for low-voltage operation, while circuits [2] - [13] and [17] are supplied with ±1.3 V or higher DC voltages.
SPICE simulation results based on Taiwan Semiconductor Manufacturing Company (TSMC) 0.18 µm level-7 SCN018 CMOS process parameters and experimental measurement results using readily available integrated circuits (ICs) OPA660 and AD830 are included to support the theory.
Circuit description
The VDIBA is a recently introduced four-terminal active device with circuit symbol shown in Fig. 1 [15] . It has a pair of high-impedance voltage inputs v+ and v−, a high-impedance current output z, and low-impedance voltage output w−. The input stage of VDIBA can be easily implemented by a differential-input single-output operational transconductance amplifier (OTA), which converts the input voltage to output current that flows out of the z terminal. The output stage can be formed by unity-gain inverting voltage buffer (IVB). Since both stages can be implemented by commercially available ICs, and moreover it contains OTA whose g m can be electronically controllable via DC bias current, the introduced active element is attractive for resistorless and electronically controllable circuit applications. Using standard notation, the relationship between port currents and voltages of the VDIBA can be described by following hybrid matrix:
where g m represents the transconductance of VDIBA.
The CMOS implementation of the VDIBA is shown in Fig. 2 . The circuit is composed of an active loaded differential pair (transistors M 1 -M 4 ) followed by a unitygain IVB (matched transistors M 5 and M 6 ). The input/output terminal resistances of the CMOS VDIBA shown in Fig. 2 can be found as:
where g mi and r oi represents the transconductance and output resistance of the i-th transistor, respectively. From Eqs. (2)- (4) it can be seen that the output terminal (w−) can exhibit low resistance by selecting large transistor M 5 (and M 6 due to the matching condition requirement), the input terminals (v+ and v−), as well as the z terminal, have high resistances. The proposed VM MISO universal filter is shown in Fig. 3 . The circuit employs single VDIBA as active element, two capacitors, and one nMOS transistor working as voltage-controlled resistor (VCR). Although in practice, filters employing only grounded capacitors are preferred, new IC technologies offer floating capacitor realization possibility as a double poly (poly1-poly2) or metal-insulator-metal (MIM) capacitor [18] . Fig. 3 Proposed VM universal filter.
The nMOS transistor works in triode region and its resistance R MOS for low value of signal amplitudes can be calculated as follows:
where C ox is the gate oxide capacitance per unit area, µ n is the free electron mobility in the channel, W and L are the channel width and length of the nMOS, V THn is the threshold voltage of the transistor, and V c is DC control voltage used for tuning. Using (1), circuit analysis yields the following output voltage V out of the proposed circuit in Fig. 3 :
From Eq. (6) it can be observed that the proper connection of the relevant input terminals yields the five standard types of biquadratic filter functions as follows: 
second-order BR filter can be obtained with
Thus, the circuit is capable of realizing LP, BP, HP, BR, and AP responses from the same topology without any requirement for component-matching conditions or use of additional inverting voltage inputs. For all filter responses the resonance angular frequency ω 0 , quality factor Q, and bandwidth ω 0 /Q derived from the denominator of Eq. (6) are:
It should be noted that the gain factors for all five filter responses are equal to unity in magnitude.
A sensitivity study forms an important index of the performance of any active network. The active and passive relative sensitivities of the proposed circuit derived from (7)- (9) 
From the results it is evident that the sensitivities are low and not larger than unity in absolute value.
Stability analysis
Considering the non-idealities of the VDIBA, the matrix relationship of Eq. (1) converts to:
where the parasitic impedance R z is ideally infinity as well as C z and R w− are ideally equal to zero and the β and g m are non-ideal voltage and transconductance error gains of VDIBA, respectively. Considering the effects of these non-ideal gains on the proposed filter, the output voltage V out in Eq. (6) turns to:
It should be mentioned that non-ideal gains β and g m are frequency-dependent parameters that using a single-pole model [19] can be defined as follows:
where β o = 1 − ε βv and g mo = g o (1 − ε gm ) are DC voltage and transconductance gains of VDIBA, respectively. Ideally, the voltage gain β o is equal to unity. Considering the VDIBA implementation using internal structure shown in Fig. 2 , at low and medium frequencies these DC gains can be assumed to be constants with following values of tracking errors obtained by SPICE simulations (for I B = 100 µA): ε βv = 0.078 and ε gm = 0.004, respectively, while g o = 600 µA/V. In addition, τ β = 1/ω β and τ gm = 1/ω gm in which ω β and ω gm are −3 dB cut-off frequency of the corresponding gain responses found to be f β−3dB = 51.93 GHz and f gm−3dB = 226.32 MHz. Hence, the maximum operating frequency of the VDIBA is f max (1/2π)× min{ω β , ω gm } ≈ 226.32 MHz. As it can be seen the τ β is much smaller than τ gm . This is due to the fact that the unity-gain IVB stage (M 5 and M 6 ) can achieve a much higher bandwidth because its output impedance is quite small, ideally equal to zero [20] .
The best way to test the stability of the proposed filter characteristics is the use of Routh-Hurwitz stability criterion [21] . Thus, assuming that the single-pole model analysis gives satisfactory result and neglecting the effect of τ β , by replacing Eq. (14) into (12) its denominator turns into the following third-order polynomial:
Here, the coefficients of a i (i = 0, 1, 2, 3) are calculated as:
Thus, in order to prevent stability problems, the following condition should be satisfied:
4 Performance verifications
Simulation results
To verify the theoretical study, the behavior of the proposed VDIBA-based VM filter shown in Fig. 3 has been verified by SPICE simulations with DC power supply voltages equal to +V DD = −V SS = 0.9 V. In the design, transistors are modeled by the TSMC 0.18 µm level-7 SCN018 CMOS process parameters (V THn = 0.3725 V, µ n = 259.5304 cm 2 /(V·s), V THp = −0.3948 V, µ p = 109.9762 cm 2 /(V·s), T ox = 4.1 nm) [22] . The aspect ratios of the OTA (M 1 -M 4 ) and the IVB (M 5 and M 6 ) were chosen as W/L (M1-M4) = 18 µm/1.08 µm and W/L (M5, M6) = 54 µm/0.18 µm, respectively. Note that the bulk of all transistors is connected to their corresponding sources to prevent body effect and W/L ratio of the transistors M 5 and M 6 were selected sufficiently high to decrease the loading effect. The proposed filter was designed for f 0 = ω 0 /2π ∼ = 1.59 MHz and Q = 1 by choosing C 1 = C 2 = 60 pF, I B = 100 µA (g m = 600 µA/V), and R MOS = 1.65 kΩ obtained with aspect ratio W/L = 6.3 µm/1.08 µm and DC control voltage V c = 0.84 V. Figure 4(a) shows the ideal and simulated magnitude responses of the lowpass, band-pass, high-pass, and band-reject filters of Fig. 3 . Similarly, the ideal and simulated magnitude and phase responses of the all-pass filter are shown in Fig. 4(b) . Thus, from Fig. 4(a) and (b) it can be observed that the proposed circuit is capable of realizing all the five standard filter functions as expected. Also, the time-domain response of the proposed filter in Fig. 3 is investigated by applying a sinusoidal input voltage signal with an amplitude of 50 mV peak at f 0 = 1.59 MHz. Figure 5 shows the input and output signals of the band-pass response of the proposed filter. The total harmonic distortion (THD) of the output signal is found to be 3.15%.
To demonstrate electronic tunability of the proposed VM filter, pole frequency is tuned around the expected frequency of 1.59 MHz by varying DC control voltage V c of VCR R MOS for a high-Q band-pass response of the filter. In this case, for Q = 5 the component Electronically tuned high-Q band-pass magnitude responses. values were selected as C 1 = 250 pF, C 2 = 8 pF, I B = 52 µA (g m = 400 µA/V), and R MOS = 2 kΩ obtained with above given aspect ratio and DC control voltage V c = 0.77 V. By slightly varying V c as it is demonstrated in Fig. 6 , the changes in R MOS will be small. Since the value of the quality factor is proportional to the square root of R MOS , its value will not be seriously affected, whereas the resonance angular frequency will be tuned.
Experimental measurements
In order to confirm the theoretical results, the proposed filter has been developed on printed circuit board (PCB) and its behavior has been verified by experimental measurements using network-spectrum analyzer Agilent 4395A. In measurements the VDIBA was implemented based on the structure illustrated in Fig. 7 [24] . The DC power supply voltages of both ICs were equal to ±5 V. In all measurements the values of the passive components were selected as C 1 = C 2 = 100 pF and R G = R MOS = 1 kΩ to obtain the designed MISO filter responses with Q = 1 at pole frequency f 0 = ω 0 /2π ∼ = 1.59 MHz. Measured results of LP, BP, HP, BR, and AP magnitude and phase responses are shown in Fig. 8 . From the results it can be observed that due to extra parasitic capacitances of the fabricated PCB the resonance frequency is f 0 ∼ = 1.48 MHz, which, however, is close to the theoretical one.
From the simulation results and experimental measurements it can be seen that the final solution is in good agreement with the theory.
Conclusion
This letter presents a new VM MISO universal filter to increase the universality of the recently introduced new 'voltage differencing' device so-called voltage differencing inverting buffered amplifier. The proposed circuit is very simple and realizes all five standard filter functions, i.e. LP, BP, HP, BR, and AP in the same circuit topology without need of additional inverting voltage inputs. The proposed filter achieves easy tuning of the resonance angular frequency without seriously affecting the quality factor. In brief, the new filter offers the following advantages: (i) resistorless circuit, (ii) simple structure containing only few transistors, hence, the total transistor area is much smaller that available circuits in the literature, (iii) no component matching is required, (iv) it shows low sensitivity performance, and (v) suitable for low-voltage operation. SPICE simulations and experimental measurements using commercially available ICs confirm the feasibility of the proposed circuit.
Appendix
This section provides full nomenclature of the aforementioned ABBs in Table 1 
